FIG. 1 Turbo Encoder Block Diagram for Parallel Architecture








FIG. 1 Prior Art: Turbo Encoder Block Diagram for Parallel Architecture



Turbo/Convolutional Code Transmitter Block Diagram 2 FIG.



Transmitter Block Diagram Turbo/Convolutional Code Prior Art: N FIG.






FIG. 3 Iterative Turbo Decode Block Diagram for Parallel Architecture




Iterative Turbo Decode Block Diagram for Parallel Architecture 3 Prior Art: FIG.




(

 ∞


4 Turbo/Convolutional Code Receiver Block Diagram FIG.




4 Prior Art: Turbo/Convolutional Code Receiver Block Diagram FIG.




the ML decisioning metric ln[f(y|x)]FIG. 5 Performance our MX decisioning metric $\ln[f(x|y)]$ vs. the ML decisioning metric $\ln[1]$



ln[f(x|y)] vs. the ML decisioning metric ln[f(y|x)] FIG. 5 Performance our MX decisioning metric



Improvement in S/N using our new MX the ML metric DM Decisioning metric DX vs. 9 FIG.



our new MX the ML metric DM Improvement in S/N using Decisioning metric DX vs. FIG.




FIG. 7 Convolutional Encoder Block Diagram




FIG. 7 Prior Art: Convolutional Encoder Block Diagram




FIG. 8 Convolutional Decoder Block Diagram




FIG. 8 Prior Art: Convolutional Decoder Block Diagram

